Low power nMOS based memory cell

This research proposed a new type of memory cell designed by using only nMOS transistors. The memory cell consumes less power and also occupies minimum amount of silicon area. The stability of the data during successive read operation and noise margin are in the promising range. Extensive simulation results demonstrate the validity and competency of the proposed cell.