New process for self-aligned T-gate heterostructure field-effect transistors with reduced gate length | IEEE Conference Publication | IEEE Xplore