A Vacancy-Interstitial Defect Pair Model for Positive-Bias Temperature Stress-Induced Electron Trapping Transformation in the High- $\kappa $ Gate n-MOSFET | IEEE Journals & Magazine | IEEE Xplore