Scenarios of CMOS scaling

This paper attempts to provide plausible scenarios of scaled CMOS. We address the issues, challenges and opportunities for research and development in the quest of ultra dense CMOS. We examine several possible paradigms of clever devices and their integration. The long-term effort, beyond the post shrink era of CMOS, to be discussed include functional device clusters and alternative computational architectures for satisfying the information need in the next Century.