Compact Modeling of Charge, Capacitance, and Drain Current in III–V Channel Double Gate FETs | IEEE Journals & Magazine | IEEE Xplore