System design validation using formal models | IEEE Conference Publication | IEEE Xplore