Ultra-low standby current ESD clamp MOSFET with P/N hybrid gate

Our new ESD design methodology use gate work function control and channel length optimization. We developed a P/N hybrid gate NMOS, where P gate in the channel region reduces subthreshold leakage current thanks to a higher Vth, and N gate in the overlap region reduces GIDL thanks to a lower electric field.