Combiner Networks for High Speed, High Density Integrated Circuit Susceptibility Testing | IEEE Conference Publication | IEEE Xplore