A novel arrangement for efficiently handling image border in FPGA filter implementation | IEEE Conference Publication | IEEE Xplore