Instruction Emulation and OS Supports of a Hybrid Binary Translator for x86 Instruction Set Architecture | IEEE Conference Publication | IEEE Xplore