Designing Moore FSM with unstandard representation of state codes

A design method is proposed for FPGA-based Moore FSMs. The method is based on presentation of state codes as concatenations of codes of classes of pseudoequivalent states and collections of output functions. Examples of design and results of investigations are given. The method allows obtaining FSM logic circuits having less amount of LUTs than known from literature methods.