An automated technique for design of custom Network-on-Chip topologies

Network-on-Chip (NoC) was introduced as a promising paradigm that can respond to the problems inherited from bus-based systems. In the general case it is better to design specific topology instead of regular for effective use of chip resources. This paper presents a technique for automated design of the custom Network-on-Chip topologies and a CAD subsystem implementing it.