Minimization of combinational digital circuit using genetic algorithm | IEEE Conference Publication | IEEE Xplore