2RW dual-port SRAM design challenges in advanced technology nodes | IEEE Conference Publication | IEEE Xplore