Simulated annealing in the design of thinned arrays having low sidelobe levels | IEEE Conference Publication | IEEE Xplore