Demonstrating an FPGA implementation of a full HD real-time HEVC decoder with memory optimizations for range extensions support | IEEE Conference Publication | IEEE Xplore