Analysis of CMOS synapse generating excitatory postsynaptic potential using DC control voltages | IEEE Conference Publication | IEEE Xplore