High performance Cu/low-k interconnect strategy beyond 10nm logic technology | IEEE Conference Publication | IEEE Xplore