Schematic-Level and Layout-Level ESD EDA check methodology applied to smart power IC's - initialization and implementation

A functional methodology to fully check IC ESD network topology together with protected circuitry ESD compliance at Schematic-Level and metal interconnections at Layout-Level is developed and applied to Smart Power products. A common operational method is developed to simultaneously initialize different Schematic-Level and Layout-Level verification tools.