Patterning of Sub-0.18/spl mu/m Logic Gates with Phase-Edge PSM | IEEE Conference Publication | IEEE Xplore