Challenges of flip chip packaging with embedded fine line and multi-layer coreless substrate | IEEE Conference Publication | IEEE Xplore