An approach for analytical modeling and simulation of gate all around MOSFET for 50 nm technology | IEEE Conference Publication | IEEE Xplore