FPGA implementation of a Deep Belief Network architecture for character recognition using stochastic computation | IEEE Conference Publication | IEEE Xplore