Implementation of MAC using area efficient and reduced delay vedic multiplier targeted at FPGA architectures | IEEE Conference Publication | IEEE Xplore