Physical verification flow for hierarchical analog ic design constraints | IEEE Conference Publication | IEEE Xplore