Strained silicon nanowire tunnel FETs and NAND logic | IEEE Conference Publication | IEEE Xplore