A novel ratioed logic style for faster subthreshold digital circuits based on 90 nm CMOS and below | IEEE Conference Publication | IEEE Xplore