Electrical-thermal co-simulation for power redistribution layers of interposer with through-silicon vias | IEEE Conference Publication | IEEE Xplore