VLSI implementation of reduced complexity wallace multiplier using energy efficient CMOS full adder | IEEE Conference Publication | IEEE Xplore