A sub-0.1 /spl mu/m circuit design with substrate-over-biasing [CMOS logic] | IEEE Conference Publication | IEEE Xplore