Design and challenges in a 100 Gb/s hybrid-integrated photonic circuit | IEEE Conference Publication | IEEE Xplore