Enforcing I/O sequences for PLC validation purposes

Validation of the behavior of a Programmable Logic Controller (PLC) by comparison of observed I/O sequences to sequences built from a formal specification model requires that the consequences of the PLC I/O scanning cycle be considered. This paper proposes a method based on an enforcement technique to interpret observed I/O sequences so that the result of this comparison be meaningful.