Detailed derivation and minimization of the equivalent parasitic capacitance of a high voltage multiplier based on the complete model | IEEE Conference Publication | IEEE Xplore