FPGA-based DDR3 DRAM interface using bulk-Si optical interconnects

Optical interconnect for a DDR3 DRAM device is verified at a 4∶1-serialized 1.6-Gbps data rate using a FPGA-based memory controller board and optical transceiver chips with bulk-Si-based photonic die and electronic die co-packaged.