Dielectric stack engineering for via-reveal passivation

This paper reports on the development of low temperature (<;190°C) plasma-enhanced chemical vapour deposition (PECVD) processes used to deposit dielectric films for use as passivation layers over wafer back side revealed vias in thinned (<;60μm), 300mm silicon wafers.