FPGA implementaion of FEC for 10G-EPON

New parallel RS(255,223) encoder and decoder architectures for 10G EPON FEC are presented and realized in FPGA. The proposed architectures can operate at 156.25MHz to achieve the throughput of 10.3125Gbps with small hardware-complexity and low latency.