Hot-carrier reliability in submicrometer LDMOS transistors

This paper provides a physical basis for the experimentally determined hot-electron-limited safe operating area of submicrometer LDMOS transistors under static bias conditions. The physical interpretation of the device behavior is based on the analysis of the bias-dependent gate and substrate currents and of the relative induced degradation.