Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs | IEEE Conference Publication | IEEE Xplore