Simulation of nanoscale dual-channel strained Si/Strained Si1−yGey/Relaxed Si1−xGex PMOSFET | IEEE Conference Publication | IEEE Xplore