Design of a PJM mode tag

This paper presents a receiver structure for a PJM mode tag and its implementation results. To acquire the simplicity of a tag receiver, especially a synchronizer, some additional blocks other than correlators, such as initial time selector (ITS) and violation bit detector (VBD), are required. Performance is examined by simulation and its hardware is verified through a synthesized register transfer level (RTL) implementation.