High speed, low power, low voltage ROMs

Both classical and novel bipolar differential ROM architectures are discussed with respect to the reduction of power consumption and supply voltages. Analytical relationships highlight the limitations of each architecture.