Electrical Test Conditioning Influence on Total Ionizing Dose Response of SRAMs

For CMOS, memory array power up (no pattern loaded) is an acceptable TID worst-case dosing condition; however, this condition may not represent a post exposure worst-case electrical characterization.