Automatic signal net-matching for VLSI layout design

In high-speed VLSI design, the matching of signal net lengths is often critical to the proper performance of a circuit. Given a design which specifies groups of signal nets to be matched, a physical layout must be generated which conforms to these constraints. Different aspects of the problem in VLSI design layout are investigated, and the approaches used to automate the process are presented.<
>