Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error Detection | IEEE Conference Publication | IEEE Xplore