Vlsi Timing Simulation With Selective Dynamic Regionization | IEEE Conference Publication | IEEE Xplore