Design of the internal DAC in SAR ADCs

This paper investigates the tradeoffs in the design of a charge-redistribution D/A converter (DAC) in successive-approximation register A/D converters. A new capacitive DAC is also introduced. It is shown that the proposed circuit can reduce the power dissipation by a factor 16, and chip area by a factor of 4, compared to a conventional DAC.