Interconnect Scaling Scenario Using A Chip Level Interconnect Model | IEEE Conference Publication | IEEE Xplore