Standard test bench for optimization and characterization of combinational circuits | IEEE Conference Publication | IEEE Xplore