Process Development toward Enhancement-Mode Strained-Si/SiGe Double Quantum Dot

In this talk, we present our recent efforts in process development toward enhancement-mode strained Si/SiGe double quantum dots, utilizing either a 150mm Si foundry at wafer-level or a modern cleanroom setting at die-level. We focus on the following aspects: choice of gate insulator, device stability, and thermal budget.