Reducing power consumption in FFT architectures by using heuristic-based algorithms for the ordering of the twiddle factors | IEEE Conference Publication | IEEE Xplore